Because, such tool like Mentor FromalPro or synopsys formality compares input logic for each register between RTL and gate-level netlist. How Formality formqlity the parallel computing? And it takes very long time to finish the verify. If you are using DC to synthesize, it is preferred to use formality and not Conformal for formal verification. The initial netlist will usually undergo a number of transformations such as optimization, addition of Design For Test DFT structures, etc.
|Published (Last):||21 November 2014|
|PDF File Size:||9.87 Mb|
|ePub File Size:||20.83 Mb|
|Price:||Free* [*Free Regsitration Required]|
Formal Verification Objective Learn how to use Formality to detect unexpected differences that may have been introduced into a design during development. Introduction The purpose of Formality is to detect unexpected differences that may have been introduced into a design during development.
For this tutorial you need to download the formality. Implementation design: This design is the changed design.
It is the design whose correctness you want to prove. For example, a newly synthesized design is an implementation of the source RTL design. The setup indicates the mode that currently in when using commands. The modes are setup, match, and verify. When Formality is invoked, begin in the setup mode. Tutorial Steps This laboratory work includes the following sections: 0.
Guidance Load Automated Setup File 1. Reference Specify the Reference Design 2. Implementation Specify the Implementation Design 3. Set up Set Up the Design 4. Match Match Compare Points 5. Verify Verify the Designs 6. Debug Laboratory tasks 0. Guidance Load Automated Setup File Before specifying the reference and implementation designs, you can optionally load an automated setup file.
The automated setup file helps Formality process design changes caused by other tools used in the design flow. Formality uses this file to assist the compare point matching and verification process. For each automated setup file that is loaded, Formality processes the content and stores the information for use during the name-based compare point matching period.
In this lab is the example where Formality works with the result of DC. To run Formality with the result of ICC is similar to running these lab steps. You can either use a script to carry out complex commands, or use step by step gui mode. There is a script in the "scripts" directory: script. Reference Specify the Reference Design Specifying the reference design involves reading in of design files, optionally reading in technology libraries, and setting the top-level design.
The reference design is the design with which the transformed implementation design is compared. Click Verilog Click Load Files Set Top Design". Implementation Specify the Implementation Design The procedure for specifying the implementation design is identical to that for specifying the reference design.
The implementation design is the gate level netlist after Design Compiler. Setup Setup the Design To setup the design click the "3. Setup" tab Fig. Click Set You should see four ports appear. Select the SE port click Apply. Now select the r port and click Apply. Do the same thing with ports SE and r under the Implementation tab Fig. Match Match Compare Points Match compare points is the process by which Formality segments the reference and implementation designs into logical units, called logic cones.
Match" tab to match compare points. Click "Run Matching". Verify Verify the Designs When using the verify command, Formality attempts to prove design equivalence between an implementation design and a reference design.
This section describes how to verify a design or a single compare point, as well as how to perform traditional hierarchical verification. On the main toolbar, click the Verify tab, then click Verify. Debug During debugging must find the exact points in the designs that exhibit the difference in functionality and then fix them Fig. To exit Formality write exit in the command line.
FORMALITY SYNOPSYS PDF